Serial Number: 09/751930 Filing Date: December 29, 2000

Title: QUANTIZATION AND COMPRESSION FOR COMPUTATION REUSE

Assignee: Intel Corporation

Page 2 Dkt: 884.366US1 (INTEL)

IN THE CLAIMS

Please amend the claims as follows.

(Currently amended) A method comprising:
 mapping n-dimensional architectural state vectors, which are representative of
 instances of processor instructions, into a plurality of one-dimensional symbols;
 arranging the plurality of one-dimensional symbols into phrases of text; and
 identifying recurrent phrases of text as reusable computation units.

(Original) The method of claim 1 wherein mapping comprises:
 traversing a software block in program execution order;
 assigning new symbols as previously un-encountered architectural state vectors are
 encountered; and

assigning previously assigned symbols as previously encountered architectural state vectors are encountered.

- 3. (Original) The method of claim 2 wherein assigning new symbols comprises assigning consecutive integers such that each new symbol is assigned a value that is one greater than a previously assigned value.
- 4. (Original) The method of claim 1 wherein arranging comprises arranging symbols in program execution order.
- 5. (Currently amended) The method of claim 4 wherein architectural state vectors include live-in states and live-out states for the individual processor instructions.
- 6. (Original) The method of claim 1 wherein identifying comprises compressing the phrases of text to find a plurality of recurrent phrases.



Serial Number: 09/751930

Filing Date: December 29, 2000

Title: QUANTIZATION AND COMPRESSION FOR COMPUTATION REUSE

Assignee: Intel Corporation

7. (Original) The method of claim 6 wherein compressing comprises compressing the phrases of text using a lossless compression algorithm.

Page 3

Dkt: 884.366US1 (INTEL)

- 8. (Original) The method of claim 7 further comprising generating at least one trigger for a conjugate processor, the at least one trigger to implement complete reuse.
- 9. (Original) The method of claim 6 wherein compressing comprises compressing the phrases of text using a lossy algorithm.
- 10. (Original) The method of claim 9 further comprising generating at least one trigger for a conjugate processor, the at least one trigger to implement partial reuse.
- 11. (Original) The method of claim 6 wherein identifying further comprises correlating the plurality of recurrent phrases to identify reusable computation units.
- 12. (Original) The method of claim 1 further comprising annotating the reusable computation units in a program binary to cause a processor to memorize reuse instances.
- 13. (Currently amended) A computer-implemented method within an executable program comprising:

creating an execution trace of the executable program;
compressing the execution trace to find recurrent portions thereof; and
identifying the recurrent portions of the execution trace as reusable computation units.

14. (Original) The computer-implemented method of claim 13 wherein creating an execution trace comprises:

executing the executable program; and mapping architectural states of the executable program into symbols.



Serial Number: 09/751930

Filing Date: December 29, 2000

Title: OUANTIZATION AND COMPRESSION FOR COMPUTATION REUSE

Assignee: Intel Corporation

15. (Original) The computer-implemented method of claim 14 wherein mapping architectural states into symbols comprises:

assigning integers to n-dimensional architectural state vectors such that each new n-dimensional architectural state vector is assigned an integer that is one greater than the last integer assigned.

Page 4

Dkt: 884.366US1 (INTEL)

- 16. (Original) The computer-implemented method of claim 15 wherein the n-dimensional architectural state vectors include information from processor instructions, live-in states, and live-out states.
- 17. (Original) The computer-implemented method of claim 13 wherein compressing comprises:

applying a compression algorithm that identifies an editing distance between similar recurrent phrases.

18. (Original) The computer-implemented method of claim 15 wherein identifying recurrent portions of the execution trace comprises:

correlating the dictionary of recurrent phrases with the executable program.

19. (Original) The computer-implemented method of claim 13 wherein compressing comprises:

applying a compression algorithm that identifies a dictionary of recurrent phrases.

20. (Original) The computer-implemented method of claim 19 wherein identifying recurrent portions of the execution trace comprises:

correlating the dictionary of recurrent phrases with the executable program.

21. (Original) The computer-implemented method of claim 20 further comprising annotating the reusable computation units in the executable program.



Serial Number: 09/751930

Filing Date: December 29, 2000

Title: QUANTIZATION AND COMPRESSION FOR COMPUTATION REUSE

Assignee: Intel Corporation

22. (Original) The computer-implemented method of claim 20 further comprising generating conjugate processor triggers to exploit reusable computation units in the executable program.

23. (Currently amended) An article having a computer-readable medium, the computer-readable medium having stored thereon instructions for a method comprising:

Page 5

Dkt: 884.366US1 (INTEL)

compressing phrases of symbols that represent architectural states of a processor based on execution of an executable program to identify recurrent phrases of symbols; and correlating recurrent phrases of symbols with an the executable program to identify reusable computation units within the executable program.

24. (Original) The article of claim 23 further comprising:
generating the phrases of symbols by mapping n-dimensional architectural states to
one-dimensional symbols.

25. (Original) The article of claim 24 wherein mapping comprises:

executing an executable program; and
assigning an integer to each unique n-dimensional architectural state vector
representing a processor instruction, live-in states, and live-out states.

- 26. (Original) The article of claim 25 wherein executing the executable program comprises generating a program trace that includes the n-dimensional architectural state vectors.
- 27. (Original) The article of claim 23 wherein compressing phrases of symbols comprises applying a lossless coding algorithm to the phrases of symbols.
- 28. (Original) The article of claim 27 wherein the method further comprises generating instruction triggers for a conjugate processor to implement complete reuse.



Serial Number: 09/751930

Filing Date: December 29, 2000

Title: QUANTIZATION AND COMPRESSION FOR COMPUTATION REUSE

Assignee: Intel Corporation

29. (Original) The article of claim 23 wherein compressing phrases of symbols comprises applying a compression algorithm that identifies an editing distance between similar phrases of symbols.

Page 6

Dkt: 884.366US1 (INTEL)

- 30. (Original) The article of claim 29 wherein the method further comprises generating instruction triggers for a conjugate processor to implement partial reuse.
- 31. (New) A system comprising:
 a random access memory to store at least a part of a number of processor instructions;
 and

a processor to have a number of microarchitectural states during execution of the number of processor instructions, the processor comprising:

a main pipeline to execute the number of processor instructions;

a conjugate mapping table to store at least one entry that includes a trigger and an associated target related to execution of the number of processor instructions; and

an h-flow pipeline to execute h-flow code related to the associated target if the trigger is satisfied during execution of the number of processor instructions, wherein the h-flow pipeline is to modify one of the number of microarchitectural states based on execution of the h-flow code.

- 32. (New) The system of claim 31, wherein the processor further comprises a dynamic code analysis block to generate the h-flow code based on an analysis of the execution of the number of processor instructions by the main pipeline.
- 33. (New) The system of claim 31, wherein the processor further comprises a microarchitectural structure to store the number of microarchitectural states.
- 34. (New) The system of claim 31, wherein the number of microarchitectural states include values stored in register banks, branch target buffers or data cache.

